peterswimm/retroplug-fpga-port
Watch
1
0
Fork
You've already forked retroplug-fpga-port
 0
Code Issues 5 Pull requests Projects Releases Packages Wiki Activity Actions
Labels Milestones
Search syntax
See the documentation for further details on search, operators, and filters.
"forgejo"
Include only results that match the term in quotes
assignee:<username>
Filter by assigned user
author:<username>
Filter by the author
is:all
All
is:closed
Closed
is:open
Open
mentions:<username>
Filter by mentioned user
modified:[>|<]<date>
Filter by last modified date
review:<username>
Filter by user who reviewed
sort:<by>:[asc|desc]
Sort by: created|comments|updated|deadline
New pull request
0 Open 2 Closed 2 All
Label
Clear labels
Milestone
No milestone
Projects
Clear projects
Assignee
Clear assignees
No assignee
peterswimm
gitignore: local .code-workspace files
Some checks failed
rtl-checks / iverilog testbenches (push) Failing after 4s
Details
rtl-checks / verilator lint (advisory) (push) Failing after 4s
Details
rtl-checks / verilator lint (advisory) (pull_request) Failing after 4s
Details
rtl-checks / iverilog testbenches (pull_request) Failing after 5s
Details
#7 by peterswimm was merged 2026-10-05 15:33:54 +00:00
main
docs: describe the repo as the RetroPlug FPGA port
Some checks failed
rtl-checks / iverilog testbenches (push) Failing after 3s
Details
rtl-checks / iverilog testbenches (pull_request) Failing after 3s
Details
rtl-checks / verilator lint (advisory) (push) Failing after 3s
Details
rtl-checks / verilator lint (advisory) (pull_request) Failing after 10s
Details
#6 by peterswimm was merged 2026-10-05 15:21:02 +00:00
main