peterswimm/retroplug-fpga-port
Watch
1
0
Code Issues 5 Projects Packages Wiki Activity Actions

Hardware-validate the v19 RetroPlug FPGA prototype #1

New issue
Open
opened 2026-08-22 16:53:31 +00:00 by peterswimm · 0 comments
peterswimm commented 2026-08-22 16:53:31 +00:00
Owner
Copy link

The v19 RTL is a design/prototype and has not been synthesized or exercised on a Chromatic.

Acceptance criteria:

  • Synthesize with Gowin IDE v1.9.9.03 and record utilization/timing.
  • Flash a Chromatic and verify four-stem audio, LSDj sync injection, and MIDI-out capture.
  • Record the test fixture, firmware version, and hardware evidence.

Source: docs/retroplug-port/README.md (Caveats and roadmap).

The v19 RTL is a design/prototype and has not been synthesized or exercised on a Chromatic. Acceptance criteria: - Synthesize with Gowin IDE v1.9.9.03 and record utilization/timing. - Flash a Chromatic and verify four-stem audio, LSDj sync injection, and MIDI-out capture. - Record the test fixture, firmware version, and hardware evidence. Source: docs/retroplug-port/README.md (Caveats and roadmap).
Sign in to join this conversation.
No Branch/Tag specified
Branches Tags
No results found.
No results found.
Labels
Clear labels
No items
No labels
Milestone
Clear milestone
No items
No milestone
Projects
Clear projects
No items
No project
Assignees
Clear assignees
No assignees
1 participant
Notifications
Due date
The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set

Reference
peterswimm/retroplug-fpga-port#1
No description provided.